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ABSTRACT The leakage current caused by common-mode (CM) voltage is a critical issue in transformerless
three-level photovoltaic (PV) inverters, which can increase the output current distortion, bring extra power
losses, aggravate the electromagnetic interference, and even cause degradation of the panels and safety issues.
The LCCL filter was proven to be effective to mitigate the leakage current, whose capacitor is split into
two parts, and the common point of the smaller one is connected to the neutral-point (NP) of the DC-link.
However, the LCCL-filtered three-level inverter suffers from the CM resonance of the neutral current and the
NP voltage imbalance. Therefore, this paper proposes a CM resonance damping and NP voltage balancing
strategy for the transformerless LCCL-filtered three-level PV inverter. A novel dual-cascade-loop with a dc
voltage-difference outer-loop and a neutral-current inner-loop is proposed to control the CM voltage with a
αβγ -frame space vector pulse width modulation (SVPWM) for damping the CM resonance and balancing
the NP voltage. At last, the effectiveness of the proposed strategy is experimentally validated through a
10 kW transformerless LCCL-filtered T-type three-level PV inverter.
INDEX TERMS Common-mode (CM) resonance, LCCL filter, leakage current, neutral-point (NP) voltage,
three-level inverter.
I. INTRODUCTION
Transformerless three-level inverters have been widely used
in photovoltaic (PV) systems due to its high integration, high
efficiency, low cost, and small total harmonic distortion of
output voltage and current. However, the leakage current
caused by common-mode (CM) voltage is a critical issue in
transformerless three-level PV inverters, which can increase
the output current distortion, bring extra power losses, aggra-
vate the electromagnetic interference, and even cause safety
issues [1]–[3].
Besides improving the modulation schemes [4]–[6] and
blocking the flowing path of the leakage current [7], [8],
bypassing the leakage current is also widely adopted to min-
imize the leakage current. The modified LCL (MLCL) filter
is firstly used to bypass the leakage current by connecting
the common point of the capacitors of LCL filter to the
The associate editor coordinating the review of this manuscript and
approving it for publication was B. Chitti Babu .
neutral point (NP) of the DC-link [1], [2], [9]–[12], as shown
in Fig. 1(a). The topology can provide a low-impedance path
and force the leakage current to circulate within the inverter
rather than through the ground. Nevertheless, its filter capac-
itors are involved in both CM and differential-mode (DM)
circuits [13], which means that the design of the capacitors
need simultaneously satisfy the CM and DM requirements.
It is thus hard to choose an appropriate capacitance value.
As an optimization, a LCCL filter shown in Fig. 1 (b) was
proposed in [13], whose capacitors are split into two parts,
and the common point of the smaller one is connected to
the NP of the DC-link. With the LCCL filter, the CM and
DM circuit parameters can be decoupled by introducing
decoupling factor λ, which will favor the design of filter
capacitors [13]. Meanwhile, the resistance of the CM filter
capacitor is enlarged (1/λωCf >1/ωCf ), which can restrict
the neutral current to some extent and further reduce power
loss. However, no matter the MLCL or LCCL filter is still
confronted with the risk of the CM resonance.
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FIGURE 1. Topologies with (a) MLCL-filtered three-level inverter and
(b) LCCL-filtered three-level inverter.
Passive damping methods such as inserting physical resis-
tors in the capacitor branch of the LCCL filter can effec-
tively damp the CM resonance, but will cause extra power
loss [2], [14]. The active damping method is obviously a
better choice. Although comprehensive active dampingmeth-
ods have been proposed for the DM resonance in the LCL
filter [15]–[17], there are few methods focusing on the CM
resonance damping in the LCCL filter of the three-level
inverter. Only two types of active damping schemes have
been reported recently to damp the CM resonance in the PV
inverter with MLCL filter [1], [2]. Reference [1] proposed
a zero-sequence voltage close-loop control strategy based
on full state feedback to damp the CM resonance. And in
[2], a CM current control with disturbance feed-forward was
proposed to suppress the CM resonance.
However, both the CM resonance active damping methods
changed the dwell time of redundant vectors to modulate the
zero-sequence voltage [1], [2], which might result in the NP
voltage imbalance [18], [19]. Therefore, [1] and [2] took extra
measures to balance the NP voltage. In [1], a typical signal
was superimposed onto the zero-sequence voltage reference
to extend the inverter modulation index and to balance the NP
voltage. However, the mechanism of NP voltage balancing
was not discussed. In [2], besides a CM current control loop
with a zero reference, an extra NP voltage balancing loop
was added to equalize positive and negative dc voltages.
However, because the outputs of the two independent loops
were both zero-sequence voltages, they might interfere with
each other and even cause conflicts. Therefore, it is necessary
to integrate the two independent loops together and avoid the
conflicts.
In this paper, the main contributions are as follows
• The relationship between the dc voltage-difference and
the neutral current is established. Based on that, a novel
FIGURE 2. LCCL-filtered transformerless three-level PV inverter.
dual-cascade-loop with a dc voltage-difference outer-
loop and a neutral-current inner-loop is proposed. The
integrated dual-loop structure can simultaneously damp
the CM resonance and balance the NP voltage without
any conflicts.
• Both the inner- and outer-loop controllers are carefully
designed to ensure system ability and zero steady-error.
The remaining part of this paper is structured as follows.
In Section II, the CM model of the LCCL-filtered three-level
inverter is derived to demonstrate the CM resonance and the
NP voltage imbalance issues. The dual-loop control strategy
for damping CM resonance and balancing NP voltage is then
proposed in Section III. And the design of the controllers
is fully discussed. Finally, in Section IV, the experimental
results on a 10 kW transformerless LCCL-filtered three-level
T-type PV inverter are presented to verify the effectiveness of
the proposed strategy.
II. CM MODEL OF THE LCCL-FILTERED INVERTER
Fig. 2 shows the LCCL-filtered transformerless T-type
three-level PV inverter [13]. CPV is the stray capacitance
between PV panels and the ground, which can cause the
leakage currents iCM1 and iCM2. The resistances of L1 and L2
are neglected for emulating a worst-case scenario. The LCCL
filter consists of two groups of star-connected capacitors. The
common point N of the smaller capacitors λCf (0 < λ < 0.5)
is connected to the NP of the DC-link for mitigating the
leakage current, and the smaller and the larger capacitors
are both used for filtering high-frequency harmonics in the
output differential mode (DM) currents. The value of λ can
be chosen according to [13].
The CM model of the LCCL-filtered three-level inverter
is derived as follows. In Fig. 2, the voltages across the output
terminals A, B, C and the NP of the DC-link can be expressed
as 
vAO = L1
dia1
dt
+ L2
dia2
dt
+ ea + vN ′O
vBO = L1
dib1
dt
+ L2
dib2
dt
+ eb + vN ′O
vCO = L1
dic1
dt
+ L2
dic2
dt
+ ec + vN ′O
(1)
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where vN ′O can be derived from the grounded path in Fig. 2
vN ′O =
2
CPV
∫
iCM1dt + Vdc1
vN ′O =
2
CPV
∫
iCM2dt − Vdc2.
(2)
Through the neutral line in Fig. 2, the output voltages of
the inverter can also be expressed as
vAO = L1
dia1
dt
+
1
λCf
∫
iCadt
vBO = L1
dib1
dt
+
1
λCf
∫
iCbdt
vCO = L1
dic1
dt
+
1
λCf
∫
iCcdt.
(3)
According to [4]–[6], the CM voltage vCM can be defined
as
vCM =
1
3
(vAO + vBO + vCO). (4)
In addition, the leakage current iCM and the neutral current
i0 can be expressed as
iCM = iCM1 + iCM2 = ia2 + ib2 + ic2
i0 = iCa + iCb + iCc
iCM + i0 = ia1 + ib1 + ic1.
(5)
By summing the three equations in (1) and (3), the CM
voltage can be respectively expressed as
vCM =
1
3
L1
d(iCM + i0)
dt
+
1
3
L2
diCM
dt
+ vN ′O (6)
vCM =
1
3
L1
d(iCM + i0)
dt
+
1
3
1
λCf
∫
i0dt. (7)
And the dc voltage-difference1Vdc, which reflects the NP
voltage fluctuation, can be derived from (2) as
1Vdc = Vdc1 − Vdc2 = 2vN ′O −
2
CPV
∫
iCMdt (8)
With vCM in (7) substituted into (6) and vN ′O in (6) substi-
tuted into (8), the following equation can be deduced
1Vdc = 2
(
1
3
1
λCf
∫
i0dt −
1
3
L2
diCM
dt
−
1
CPV
∫
iCMdt
)
.
(9)
Based on (7) and (9), the CM model of the LCCL-filtered
three-level inverter can be obtained as shown in Fig. 3.
The CM voltage vCM generates the leakage current iCM
through the L1 ∼ L2 ∼ CPV/3 branch. With the connec-
tion between the common point N of λCf and the NP of
the DC-link, the extra neutral current i0 is generated in the
L1 ∼ λCf branch. Considering λCf  CPV/3, the impedance
of the L1 ∼ λCf branch for the high-frequency iCM is much
smaller than that of the L1 ∼ L2 ∼ CPV/3 branch. Thus,
iCM in the L1 ∼ L2 ∼ CPV/3 branch can be significantly
mitigated.
FIGURE 3. CM model of the LCCL filtered transformerless three-level PV
inverter.
According to Fig. 3, the transfer function from CM voltage
vCM to leakage current iCM can be derived as
GCM (s)
=
iCM (s)
vCM (s)
=
3CPVs
L1L2CPVλCf s4 +
(
3L1λCf + L1CPV + L2CPV
)
s2 + 3
(10)
There are two resonance frequencies in the transfer func-
tion [1], [2], which can be expressed respectively as
fr1 ≈
1
2π
√
L1λCf
fr2 ≈
√
3
2π
√
L2CPV
(11)
It can be inferred that, although the leakage current can
be effectively mitigated in the LCCL-filtered three-level
inverter, there still are two concomitant issues to be solved.
One issue is the CM resonances in the L1 ∼ λCf and
L2 ∼ CPV/3 branches caused by the CM voltage vCM. Note
that, the parasitic capacitanceCPV of the photovoltaic array in
fr2 is usually uncertain and varies with humidity, temperature,
etc. In addition, as indicated in [1] and [2], the possible reso-
nance frequency fr2 is usually much higher than the switching
frequency, which makes it uncontrollable. Therefore, only
the active damping for the first resonance frequency fr1 is
implemented, while that for the second resonance frequency
fr2 is not considered in this paper.
The other issue is the imbalanced NP voltage in Fig. 3.
Therefore, auxiliary current and voltage loops are proposed
in this paper to actively damp the CM resonances and balance
the NP voltage, which will be presented in detail in next
section.
III. CM RESONANCE DAMPING AND NP VOLTAGE
BALANCING DUAL-LOOP CONTROL STRATEGY
A. NEUTRAL-CURRENT INNER-LOOP FOR CM
RESONANCE DAMPING
Considering λCf  CPV/3 and iCM  i0, the leakage current
iCM in (6) can approximately be neglected [2]. The transfer
13230 VOLUME 8, 2020
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FIGURE 4. Block diagram of the neutral-current loop.
function from vCM to i0 can then be given by
Gi0(s) =
i0(s)
vCM(s)
=
3λCf ω2r s
s2 + ω2r
(12)
where the CM resonance angle frequency ωr =2π fr1.
According to (12), there is no pole located in the left-half
complex plane. If the neutral-current is operated in open-loop
and vCM contains a component near the resonance frequency,
a current resonancewill be generated by the CMvoltage in the
L1 ∼ λCf branch, which may further trigger the overcurrent
protection of the inverter. Therefore, an effective damping
method is necessary in the LCCL-filtered three-level inverter
to suppress the CM resonance.
Being similar to the conventional DM resonance
suppression of the LCL filter, passive and active damping
methods can be applied to damp the CM resonance. The
passive damping will sacrifice the attenuation performance
in high-frequency range and cause more loss [14]. The active
damping method is thus preferred. A simple active damping
method is to construct the closed-loop control of the neutral-
current and to ensure that the resonance frequency and time
delay meet the stability requirement [6]. The block diagrams
of neural-current loop are depicted in Fig. 4.
In Fig. 4, e−T ss represents the delay caused by sampling
and control, where Ts is the control period. GPWM(s) is the
transfer function of PWM, and it is usually considered as a
delay of e−0.5 T ss. Ri0(s) is the current controller. The neutral-
current feedback is calculated by adding three-phase inverter-
side currents.
B. DC-VOLTAGE DIFFERENCE OUTER-LOOP
FOR NP VOLTAGE BALANCING
To attach a cascaded outer-loop for the NP voltage bal-
ancing, the relationship between the neutral current i0 and
the dc-voltage-difference 1Vdc need be established. Refer-
ring to Fig. 2, the positive and negative capacitors should
meet 
Cdc
d (Vdc1)
dt
= iC1
Cdc
d (Vdc2)
dt
= iC2
(13)
Though the upper and lower capacitors are not absolutely
identical [26], their difference is quite small and is neglected
in this paper.Meanwhile, according to the Kirchhoff’s current
law, their currents should satisfy
iC2 = iC1 + i0 − iNP (14)
FIGURE 5. Proposed CM resonance damping and NP voltage balancing
strategy.
Therefore, the relationship between i0 and 1Vdc can be
derived as
Cdc
d (1Vdc)
dt
= −i0 + iNP. (15)
According to (15), if the integral of i0 is equal to that
of iNP in a period, 1Vdc will not change. But if the ref-
erence i∗0(s) of the neutral-current loop shown in Fig. 4 is
set to be zero or other constant value, the above conditions
cannot be met because iNP is not zero or constant. Then
1Vdc will change and the imbalance of NP voltage will
occur. Therefore, it is essential to set an appropriate reference
i∗0(s) for the inner-loop through the dc-voltage difference
outer-loop.
Regarding iNP as a disturbance term in (15), the transfer
function from i0 to 1Vdc can be obtained as
G1V (s) =
1Vdc(s)
i0(s)
= −
1
Cdcs
. (16)
Based on (16), a voltage-difference outer-loop is thus
proposed to balance the NP voltage as shown in Fig. 5,
where R1V (s) represents the outer voltage-difference regu-
lator, and the superscript ‘∗’ denotes the reference variables.
It can be inferred that, with the cascaded dual-loop control
structure, the control commands of the inner- and outer-
loop are harmonically integrated rather than interfere with
each other.
C. DESIGN DETAILS FOR THE INNER- AND
OUTER-LOOP CONTROLLER
1) DESIGN DETAILS FOR INNER-LOOP CONTROLLER
Since the primary objective of the inner-loop is to damp the
resonance and ensure the stability of CM circuit, the propor-
tional (P) controller is quite enough to achieve an adequate
stability margin. And the open-loop transfer function of the
neutral-current inner-loop shown in Fig. 4 can be expressed
as
Hi0(s) = Ri0(s)e−TssGPWM(s)Gi0(s) = kip
3λCf ω2r s
s2 + ω2r
e−1.5Tss
(17)
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FIGURE 6. Bode diagrams of the inner-loop with different time delays.
TABLE 1. System parameters.
with magnitude (in decibels) and phase ofHi0(s) given in (18)
and (19) respectively.
20 lg
∣∣Hi0(s) ∣∣s=jω ∣∣=

20 lg
[
kip
3λCf ω2r ω
ω2r − ω
2
]
, (ω < ωr)
∞, (ω=ωr)
20 lg
[
kip
3λCf ω2r ω
ω2 − ω2r
]
, (ω > ωr)
(18)
6 Hi0(s)
∣∣s=jω =

π
2
− 1.5ωTs, (ω < ωr)
−
π
2
− 1.5ωTs, (ω > ωr)
(19)
The Bode diagrams of Hi0(s) with different time delays
are shown in Fig. 6 using the parameters listed in Table 1.
According to the Nyquist stability criterion, only the fre-
quency ranges with magnitudes above 0 dB are considered.
According to (17), the number of the open-loop unstable
poles P = 0. The numbers of the positive and negative
crossings between ω1 and ω2 in Fig. 6 must be equal,
to ensure the system stability. Fig. 6 shows that there is
neither positive nor negative crossing between ω1 and ω2
when Ts = 0 or Ts = π /(6ωr). In this case, the system
is stable. However, when Ts = π /(2ωr), there is one nega-
tive crossing and no positive crossing, showing an unstable
system.
It can be derived from (19) that, the control period Ts
should satisfy (20) for ensuring the system
stability
−
π
2
− 1.5ω2Ts > −π (20)
where ω2 should satisfy a zero gain according to (18)
(ω2 > ωr).
20 lg
[
kip
3λCf ω2r ω2
ω22 − ω
2
r
]
= 0 (21)
Regarding the controller design, the proportional gain kip
of inner loop can be designed as follows to guarantee the
neutral-current inner-loop has enough phase margin φm [20].
According to (19), the right cut-off frequency ω2 should
guarantee an enough phase margin φm
−
π
2
− 1.5ω2Ts = φm − π. (22)
Then, substituting the ω2 of (22) into (21), kip can thus be
obtained as
kip =
(
π−2φm
3Ts
)2
− ω2r
3λCf ω2r
π−2φm
3Ts
. (23)
To further demonstrate the damping effect of the
inner-loop, its closed-loop transfer function can be
derived as
8i0(s) =
i0(s)
i∗0(s)
=
Hi0(s)
1+ Hi0(s)
(24)
Its magnitude response can be plotted together with the
magnitude response without the active damping using the
parameters listed in Table 1, as shown in Fig. 7. It should
be noted that, without the active damping, a serious reso-
nance peak exists at the resonance frequency fr1. In contrast,
an obvious suppression to resonance peak can be observed
with the proposed neutral-current inner-loop, validating the
damping effect.
2) DESIGN DETAILS FOR OUTER-LOOP CONTROLLER
The target of the outer-loop is to eliminate the voltage differ-
ence. On the one hand, the controller parameters should be
reasonably designed to guarantee the system stability. On the
other hand, the steady-state error of the outer-loop should be
suppressed to zero with the selected controller. Therefore, the
proportional-integral (PI) controller is preferred in the outer-
loop.
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FIGURE 7. Magnitude responses with and without active damping.
According to Fig. 5, the open-loop transfer function
of the outer-loop can be derived as (25) by multiply-
ing the transfer functions of PI controller, inner-loop,
and plant.
H1v(s)
= −R1v(s)8i0(s)G1v(s)
= kvp
τvs+ 1
τvs
KI s
1.5Tss3 + s2 +
(
KI + 1.5Tsω2r
)
s+ ω2r
1
Cdcs
=
KV (τvs+ 1)
s[1.5Tss3 + s2 +
(
KI + 1.5Tsω2r
)
s+ ω2r ]
(25)
where kvp and τv are parameters of PI controller; time delay
e−1.5 T ss has been approximated to a one-order inertia ele-
ment for a convenient calculation; KI and KV can be respec-
tively expressed as
KI = 3kipλCf ω2r (26)
KV =
kvpKI
τvCdc
(27)
Its magnitude response and phase response can be deduced
as (28) and (29) respectively.∣∣H1v(s) ∣∣s=jω ∣∣
=
KV
√
1+ ω2τ 2v
ω
√(
ω2r − ω
2
)2
+
(
KIω+1.5Tsω2r ω − 1.5Tsω3
)2 (28)
6 H1v(s)
∣∣s=jω
= tan−1(τvω)−
π
2
− tan−1(
KIω + 1.5Tsω2r ω − 1.5Tsω
3
ω2r − ω
2 )
(29)
The Bode diagrams of H1v(s) with different proportional
gain kvp are shown in Fig. 8 using the parameters listed
in Table 1. It can be inferred that the magnitude response
curve will shift upwards with the increase of kvp, which will
weaken the phase margin and even cause system instability.
And the controller parameters kvp and τv can also be tuned
according to the given phase margin, which is similar to the
foregoing design process in the neutral-current inner-loop and
not repeated.
The zero steady-state errors of the outer-loop should also
be theoretically verified. The transfer function between the
error signal and the reference signal of the outer-loop can be
FIGURE 8. BODE diagrams of the outer-loop with two proportional gains.
FIGURE 9. Overall control scheme with the proposed strategy.
expressed as
E (s)
1V ∗dc (s)
=
1
1+ H1v(s)
=
1.5Tss3 + s2 +
(
KI + 1.5Tsω2r
)
s+ ω2r
1.5Tss3 + s2+
(
KI+1.5Tsω2r
)
s+ω2r +
KV (τvs+1)
s
(30)
With the unit-step reference signal, the steady-state error
of the outer-loop can thus be calculated as (31), which is the
expected zero value.
ess
= lim
t→∞
e (t) = lim
s→0
sEs (s)
=
1.5Tss3+s2+
(
KI + 1.5Tsω2r
)
s+ω2r
1.5Tss3 + s2+
(
KI + 1.5Tsω2r
)
s+ ω2r +
KV (τvs+1)
s
1V ∗dc
= 0 (31)
D. CONTROL SCHEME OF OVERALL SYSTEM
The proposed cascaded dual-loop CM control strategy
are then combined with the commonly-used DM control
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FIGURE 10. Switching states, dwell time and CM voltage in a switching
period.
TABLE 2. Three experimental cases.
FIGURE 11. 10 kW transfromerless LCCL-filtered T-type three-level PV
inverter.
strategy [21], [22] to form the overall system control scheme,
as shown in Fig. 9, where L = L1 + L2; id and iq are dq
components of the inverter-side currents in the grid-voltage-
oriented synchronous frame; ω1 is the fundamental angle
frequency; θg is the angle of the grid voltage. It should be
noted that, the DM active damping need not be added in the
control scheme since the DM parameters of the paper lie in
the stable range [15].
In order to output an arbitrary CM voltage, the αβγ -frame
SVPWM is adopted, where the γ -axis is set to modulate the
reference CM voltage v∗CM. Different from the conventional
αβ-frame SVPWM, the αβγ -frame SVPWM can regulate
the CM voltage by reallocating the dwell time of redundant
vectors [23], [24]. With the example in Fig. 10, the dwell time
FIGURE 12. (a) Three-phase grid-currents and leakage current, (b) FFT
results of leakage current in case 1.
FIGURE 13. (a) Three-phase grid-currents and leakage current, (b) FFT
results of leakage current in case 3.
of redundant vectors can be expressed as t01 and t02, whose
values can be calculated according to (32)V ∗CM = (−
1
3
Vdct01 −
1
6
Vdct1 + 0+
1
6
Vdct02)/Ts
t01 + t02 = t0
(32)
where Ts is the switching period and t0 is the total dwell time
of the two redundant vectors.
13234 VOLUME 8, 2020
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FIGURE 14. Three-phase inverter-currents, neutral current and corresponding FFT results with the proposed dual-loop control enabled and disabled.
IV. EXPERIMENTAL VERIFICATION
In this paper, a 10 kW LCCL-filtered three-level inverter has
been built as shown in Fig. 11. The T-type integrated power
module 10-FZ12NMA040SH from Vincotech is employed.
The DSP TMS320F28377D from Texas Instruments (TI)
is used to implement the control and modulation scheme.
The Chroma programmable dc power supply 62050H-
600S is used to support the dc voltage. Parameters of
the experimental system are given in Table 1. And total
three cases are organized in the prototype, as tabulated
in Table 2.
A. VALIDATION OF LEAKAGE CURRENT REDUCTION
First of all, leakage current in the case 1 can be compared
with that in the case 3. As shown in Fig. 12, when the
prototype is implemented in the case 1, the leakage current
has a RMS value of 34.9 mA and obviously includes massive
high-frequency components around the switching frequency
(fsw) and its multiples.
But when the prototype operates in the case 3, the RMS
of the leakage current can be reduced to 9.4 mA and high-
frequency components in the leakage current can also be
effectively eliminated, as shown in Fig. 13. The leakage cur-
rent reduction with proposed CM dual-loop control strategy
and LCCL filter is thus verified.
B. VALIDATION OF CM RESONANCE SUPPRESSION
In order to verify the CM resonance suppression of proposed
dual-loop control strategy, the experiments with proposed
dual-loop strategy enabled (case 3) and disabled (case 2)
are carried out in the LCCL-filtered inverter. The wave-
forms at the switching moment are captured as shown in
Fig. 14 and 15. As seen from Fig. 14, when the proposed
dual-loop strategy is employed, there are no resonance com-
ponents in the inverter-currents and neutral current. However,
when the proposed strategy is disabled, significant resonance
components immediately appear in inverter-currents and neu-
tral current. Similarly, no resonance emerges in the grid-
currents and leakage current with the proposed dual-loop
strategy enabled, as shown in Fig. 15. But the grid-currents
and leakage current immediately suffer from the CM reso-
nance with the proposed dual-loop strategy disabled.
C. VALIDATION OF DC VOLTAGE-DIFFERENCE
OUTER-LOOP
In order to verify the necessity and effectiveness of the
dc voltage-difference outer-loop, this paper carries out two
experiments. The first experiment alters the strategy from
the dual-loop control to the inner-loop control, as shown in
Fig. 16. When the outer-loop is enabled, i.e., i∗0 equals the
output of the outer-loop regulator, 1Vdc steadily fluctuates
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FIGURE 15. Three-phase grid-currents, leakage current and corresponding FFT results with the proposed dual-loop control enabled and disabled.
FIGURE 16. Positive and negative dc voltage, and dc voltage-difference
with the outer-loop disabled and enabled.
around 0V and only contains high frequency components
caused by the switching of power devices [25]. Opposite,
when the outer-loop is disabled, i.e., i∗0 is set to be zero,
the positive and negative dc voltages gradually deviate from
each other and their difference 1Vdc begins to increase.
The results indicate that the CM active damping control
(i.e., the inner-loop) with a zero reference may interfere with
the NP voltage control.
The second experiment alters the reference of the dc
voltage-difference outer-loop from 0 V to 20V, as shown
in Fig. 17.When the reference of outer-loop changes from 0V
to 20 V, the dc voltage-difference undoubtedly reaches 20 V
after a dynamic process. Simultaneously, the inverter-currents
FIGURE 17. Positive and negative dc voltage, dc voltage-difference,
phase-A inverter-current, phase-A grid-current with the reference of the
outer-loop changed.
and grid-currents can keep operating normally. The second
experiment thus verifies the effectiveness of the dc voltage-
difference outer-loop.
D. VALIDATION OF DISTURBANCE REJECTION
In order to verify the disturbance rejection of the pro-
posed dual-loop control strategy, some disturbances includ-
ing changing the active and reactive current references are
added in the LCCL-filtered inverter with the proposed dual-
loop control strategy (case 3).
The first experiment changes the reference of active current
id∗ from 10 A to 5 A, and then to 10 A again, as shown in
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FIGURE 18. (a) Three-phase inverter-currents and neutral current, (b) three-phase grid-currents and leakage current when the
active current reference i∗d changes from 10 A to 5 A, then to 10 A again.
FIGURE 19. (a) Three-phase inverter-currents and neutral current, (b) three-phase grid-currents and leakage current when the
reactive current reference i∗q changes from 0 A to 10 A, then to 0 A again.
Fig. 18. And the second experiments changes the reference
of reactive current iq∗ from 0 A to 10 A, and then to 0 A
again, as shown in Fig. 19.
It can be seen from Fig. 18 (a) and 19 (a) that there
is no resonance problem emerging in the three-phase
inverter-currents and the neutral current when the active or
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reactive current references change. Similarly, the three-phase
grid-currents and the leakage current can continue normal
operation when the active or reactive current references
change, as shown in Fig. 18 (b) and 19 (b).
V. CONCLUSION
The CM resonance and the NP voltage imbalance in the
LCCL-filtered three-level inverter were investigated in the
paper based on a derived CM model of the inverter. A CM
resonance damping strategy based on a neutral-current loop
was proposed. However, if the reference of the neutral cur-
rent loop was set to be zero, the difference of the positive
and negative dc voltages would increase gradually, leading
to the NP voltage imbalance. In order to balance the NP
voltage, the commonly-used method is to add an indepen-
dent voltage-difference loop. However, the independent loop
may be interfered by the neutral-current loop. Therefore, this
paper proposed a cascaded dual-loop control strategy to avoid
the interference, where the reference of the neutral-current
loop was given by the output of the outer-loop regulator. The
proposed strategy was proven experimentally to be effective
for both damping the CM resonance and balancing the NP
voltage.
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